UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 6,850,457 B2

Page 1 of 3

DATED

APPLICATION NO.: 10/043682

: February 1, 2005

INVENTOR(S)

: Timothy B. Cowles, Michael A. Shore and Patrick J. Mullarkey

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	<u>Reads</u>	Should Read
Item (75), Line 1	"Timoty B. Cowles,"	Timothy B. Cowles,
Item (57), Line 19	"with system adapted"	with systems adapted
Column 1, Line 38	"memory cell in an"	memory cell in
Column 1, Line 46	"or decreased"	or decrease
Column 1, Line 56	"in the art. DRAM memory" "logic level of can no longer" "example, as a result"	in the art, DRAM memorylogic level can no longerexample, a result
Column 2, Line 2		
Column 2, Line 5		
Column 2, Line 11	"provided to redirected"	provided to redirect
Column 2, Line 14	"problems is disclosed"	problem is disclosed
Column 2, Line 21	"complimentary"	complementary
Column 2, Line 24	"to store in"	to store
Column 2, Lines 65 and 67	"DRAM's"	DRAMs
Column 3, Line 10	"command are applied"	commands are applied
Column 4, Line 7	"receiving a time-"	receiving time
Column 4, Line 34	"applied the"	applied to the
Column 4, Line 49	"RAO is high,"	RA0 is high,
Column 5, Line 14	"for clarity, it will be understood" "DO"	for clarity. It will be understood D0
Column 5, Line 20		
Column 5, Lines 25 and 42	"complimentary"	complementary

UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 6,850,457 B2

Page 2 of 3

APPLICATION NO.: 10/043682

DATED

: February 1, 2005

INVENTOR(S)

: Timothy B. Cowles, Michael A. Shore and Patrick J. Mullarkey

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 5, Line 37	"then energized"	then energizes
Column 6, Line 35	"DO"	D 0- -
Column 6, Lines 43 and 65	"complimentary"	complementary
Column 7, Lines 3 and 7-	"complimentary"	complementary
Column 7, Line 5	"DO and its compliment DO*"	D0 and its complement D0*
Column 7, Lines 22 and 24	"VT"	V _T
Column 7, Lines 35 and 48	"compliment"	complement
Column 7, Line 39	"only one digit lines"	only one digit line
Column 7, Lines 57-58	"each Memory Address"	each memory address
Column 8, Line 5	"one of the row address"	one of the row addresses
Column 8, Lines 38 and 52	"complimentary"	complementary
Column 8, Line 55	"is operates in"	operates in
Column 9, Line 21	"is increment"	is incremented
Column 9, Line 47	"one-eight"	one-eighth
Column 10, Line 50	"compliment"	complement
Column 10, Line 53	"thereby applying causing an"	thereby causing an
Column 10, Line 62	"in the fill density mode,"	in the full density mode,
Column 11, Line 6	"thereby closing"	thereby causing
Column 11, Line 31	"one of the row address"	one of the row
Column 11, Line 37	"address bids"	addresses address bits

UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 6,850,457 B2

Page 3 of 3

APPLICATION NO.: 10/043682

DATED

: February 1, 2005

INVENTOR(S)

: Timothy B. Cowles, Michael A. Shore and Patrick J. Mullarkey

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 11, Line 61

"showed"

--shown--

Column 12, Lines 11, 14

"is coupled"

--are coupled--

and 18

Column 12, Line 49

"specific column"

--specific row--

Signed and Sealed this

Sixteenth Day of January, 2007

JON W. DUDAS Director of the United States Patent and Trademark Office